

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/754,710	01/12/2004	Jung-Chou Huang	BHT-3183-64	1370
7	590 04/26/2006		EXAM	INER
BRUCE H. TROXELL			NGUYEN, HOA CAO	
SUITE 1404 5205 LEESBURG PIKE			ART UNIT	PAPER NUMBER
FALLS CHUR	CH, VA 22041		2841	146
			DATE MAILED: 04/26/2004	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		•		H			
		Application No.	Applicant(s)				
		10/754,710	HUANG ET AL.				
	Office Action Summary	Examiner	Art Unit	··			
		Hoa C. Nguyen	2841				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the o	correspondence address				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period ware to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinuity will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status				•			
1)	Responsive to communication(s) filed on 22 Fe	ebruary 2006.	•				
,	This action is FINAL . 2b) This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposit	ion of Claims			•			
5)□ 6)⊠ 7)□	Claim(s) <u>16-18</u> is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>16-18</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.					
Applicat	ion Papers		•				
	The specification is objected to by the Examine	r.					
	The drawing(s) filed on is/are: a) acce		Examiner.				
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).				
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex						
Priority (under 35 U.S.C. § 119	•	•				
12) <u></u> a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachmer							
2) Notice 3) Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	4) Interview Summan Paper No(s)/Mail D 5) Notice of Informal I 6) Other:					

Application/Control Number: 10/754,710 Page 2

Art Unit: 2841

DETAILED ACTION

1. The amendment filed on 2/22/06 has been entered. Applicants have cancelled claims 1-15 and added new claims 16-18. Claims 16-18 are considered in this Office Action.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shibuya et al. (US 4411982) in view of Nakashima et al. (US 5661086) and Leppard et al. (US 6361925).

Regarding claims 16-17, Shibuya et al. discloses a tape type flexible printed circuit comprising:

- (a) A flexible insulated layer 1 (flexible substrate) having a thickness about 50 μm(figure 3, column 3, lines 8-12);
- (b) a plurality of copper traces 1b/33 (copper foil and plated layer for forming circuit patterns, see abstract and column 4, lines 10-12 and 26-28) formed on the flexible insulated layer and having a thickness about 35 μ m (figure 4 and column 3, lines 8-12);
- (c) as clearly shown in figure 16, a cover layer 45 (solder resist film, column 4, lines 13-18) formed directly on a top of the flexible insulated layer and the plurality of

Art Unit: 2841

copper traces, the cover layer having hollow portions 20/20' and hollow portions on predetermined parts of the substrate (column 3, lines 20-25 and column 4, lines 15-18);

- (d) connection terminals 33 (same reference number, column 4, lines 15-18) of the metal traces 33 of each of the plurality of copper traces aligning with and being exposed through one of the plurality of hollow portions of the cover layer; and
- (e) a plurality of sprocket holes 19 (positioning-perforations, figure 3, column 3, lines 24) located at two opposing sides of the tape type thereof.

However, Shibuya et al. does not disclose the tape type flexible printed circuits arranged in a plurality of rows, the thickness or the material of the cover layer, and a plurality of parallel cutting lines located between the plurality of sprocket holes of the adjacent tape type flexible printed circuits.

Nakashima et al., at least as shown in figures 1-4 and 7-8, disclose a flexible circuit board comprising a flexible insulated layer 17 (a circuit substrate, column 6, lines 43-54), a plurality of copper traces 21 (conductive leads, column 6, lines 55-67), a cover layer 23 (solder resist layer, column 7, lines 5-20) having hollow portions 24a (spaces, figure 4, column 9, line 56-65) for exposing connection terminals 19/20 (bonding pads, terminal pads), a plurality of sprocket holes 30 (positioning pilot apertures, column 8, lines 14-38), and a plurality of cutting lines 34 (split lines, column 8, lines 56-67) and lines between side rails 43 (considering the line between the rails 43 as a cutting line for separating rows of semiconductor dies).

It would have been obvious to one having ordinary skill in the art at the time of the invention was made to apply the teaching(s) from Nakashima et al. to have the tape

Art Unit: 2841

type flexible printed circuits arranged in a plurality of rows for a mass production purposes, and a plurality of parallel cutting lines located between the plurality of sprocket holes of the adjacent tape type flexible printed circuits for separating rows of semiconductor dies. It is further noticed that in mass quantity manufacturing, semiconductor dies are conventionally arranged in rows and the rows must be split. Therefore, there must be splitting lines between rows.

Leppard et al. teach a polyester resin for uses as protective layers where solder mask or solder resist is one of the applications, see column 21, lines 19-63, column 13, lines 3-4 (polyester resin), column 19, line 64 continuing column 20 lines 18 (solder masks for electronic circuit). Leppard et al. further disclose that the cover layer thickness and the nature of the layer support (base) are dependent on the desired field of application, see column 21, lines 49-52. It is also noticed that polyester, polyimide, photoimagible solder mask are well known in the art for uses in solder masking, resisting, coating, and encapsulating, and the thickness of the coating is dependent to a specific application and commonly in the range of 12-30 μm for coating printed circuits.

It would be obvious to one having ordinary skill in the art at the time of the invention was made to apply the commercially well known polyester as taught by Leppard et al. as a cover layer on the flexible printed circuits of Shibuya et al. for protecting the printed circuits formed on the tape type flexible printed circuit and with a thickness in a conventionally well known range of 12-30 µm.

Art Unit: 2841

Furthermore, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claim 18, Shibuya et al. disclose an electroplating layer 33 located on of each of the connection terminals of each of the plurality of copper traces, see column 3, lines 29-35.

Response to Arguments

- 4. Applicant's arguments filed on 2/22/06 have been fully considered but they are not persuasive. Applicant argues:
- (a) Page 5, 3rd paragraph: Shibuya et al. do not teach a <u>tape type flexible printed</u> <u>circuits</u> having a <u>cover layer</u> formed directly on a top of the flexible insulated layer and the plurality of <u>copper traces</u>; the cover layer having a plurality of <u>hollow portions</u>; <u>connection terminals</u> of each of the plurality of copper traces aligning with and being exposed through one of the plurality of hollow portions of the cover layer.

As shown in claim 16 above, Shibuya et al. do teach the above underlined elements.

(b) Page 6, 2nd paragraph: The teachings from Lepparde et al. do not have the structure elements as disclosed by the applicants.

Lepparde et al. do not have to teach about the structure disclosed by the applicants. Lepparde et al. do teach <u>a chemical compound for coating an electronic circuit such as polyester</u>. The coating compound is conventionally known and widely

used for coating purposes. The examiner discloses Lepparde et al. as a proof of a conventionally known coating compound.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoa C. Nguyen whose telephone number is 571-272-8293. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2841

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

6D= 284